

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problems Mailbox.**

---

**THIS PAGE BLANK (USPTO)**

# (12) UK Patent Application (19) GB (11) 2 291 316 (13) A

(43) Date of A Publication 17.01.1996

(21) Application No 9513612.3

(22) Date of Filing 04.07.1995

(30) Priority Data

(31) 110202

(32) 04.07.1994

(33) IL

(71) Applicant(s)  
Tadiran Ltd

(Incorporated in Israel)

29 Hamerkava Street, Holon 58101, Israel

(72) Inventor(s)

Daniel Yellin

Ofer Amrani

Leon Bruckman

(74) Agent and/or Address for Service

Frank B Dehn & Co

Imperial House, 15-19 Kingsway, LONDON,

WC2B 6UZ, United Kingdom

(51) INT CL<sup>6</sup>

H04L 25/03

(52) UK CL (Edition O )

H4P PRE

(56) Documents Cited

GB 2235112 A EP 0294897 A1 EP 0277393 A1

US 4833693 A US 4821288 A

(58) Field of Search

UK CL (Edition N ) H4P PRE

INT CL<sup>6</sup> H04L 25/03

Online: WPI, INSPEC.

## (54) Combined equalization and error detection

(57) A signal processor is provided for high-rate digital communications over band-limited noisy channels. There is a combined system comprising a single feed-forward filter 40, a plurality of decision devices and feedback filters 42, 43 and an error detection decoder means, which operate on a serial sequence of received channel symbols. Cyclic redundancy check coding is used. The decision devices select the closest and next closest symbols, and corresponding metrics, and the controller/decoder checks the paths and selects the most reliable output.




Figure 4

GB 2 291 316 A




Figure 1. Transmitter




Figure 2. Channel




Figure 3.




Figure 4

FIELD OF THE INVENTION:

There is provided an improved system and method of combined equalization and error detection for attaining a more reliable high-rate digital communication.

STATE OF THE PRIOR ART:

High-rate, or equivalently wide-band, digital signaling over band-limited channels often results with severe intersymbol interference, where a symbol interferes with some past and future transmitted symbols. Classical techniques to mitigate this problem include, linear equalization; decision feedback equalization (DFE) and maximum likelihood sequence estimation (MLSE). Independently, the problem of additive noise was also well researched, error correcting codes and coded modulation schemes can effectively reduce its undesirable effect.

For channels suffering from both intersymbol interference and noise, the best known receiver is the maximum likelihood sequence estimator, efficiently implemented using the Viterbi decoder. However, this receiver is complex and hardware consuming especially when the channel memory is long. In many cases DFE attains about the same performance as the Viterbi decoder in a much simple way, its drawback is error propagation that may result when the feedback part of the DFE contains a decision error. A straight-forward approach, i.e. cascading of DFE and decoding, is hardly the optimal solution since the decoded symbols which are the most reliable data, are not fed back to the equalizer, and thus do not take part in providing predictive corrections to future received symbols.

The undesirable effects of intersymbol interference and noise are obviously interrelated on such channels, consequently a combined equalization and decoding approach can outperform the cascading approach.

One such combined technique, utilized Tomlinson precoding, where a part of the equalizer is located at the transmitter. This technique is limited primarily because the receiver must update the transmitter with the channel parameters as they change. A few variations of this technique are also used.

Another combined technique is a subject of US Patent No. 4,821,288 by Robert E. Peile, entitled "Parallel Channel Equalizer Architecture". In this technique  $n$  individual DFE's process a sequence of helically interleaved  $n$ -symbol codewords such that the  $n$  individual equalizers simultaneously furnish an  $n$ -symbol vector (corresponding to a codeword) to an error correction decoder. The decoded symbols are then fed to the decision feedback filter as a more reliable data for future received symbols. Note that the decoder is placed in the feedback path, and that helical interleaving is employed to overcome the undesirable delay introduced by the decoder.

The approach taken in the present invention is far simpler both conceptually and practically. The present invention is applicable to all channels suffering from intersymbol interference and additive noise such as in HDSL, ADSL, ATM, ISDN, PC-modems.

#### SUMMARY OF THE INVENTION:

The invention relates to a combined system, comprising a single feedforward filter, a plurality of decision feedback filters, error detection decoder means and a controller means operating on a sequence of received channel symbols. A sequence of  $N$  symbols, corresponding to an  $N$ -symbol codeword, is transmitted over a channel perturbed by additive noise and intersymbol-interference. In the receiver, an equalizer initially detects the incoming channel symbol-samples. A controller dynamically allocates the  $B$  most unreliable symbol detections in the received sequence, and assigns an alternative continuing DFE path (branch), originating at these suspected locations. The value of the integer  $B$  is determined by the characteristics of the channel and the requested performance. Finally, a decoder is utilized to



select one out of the  $N$ -symbol paths, preferably the most likely path, according to a predefined set of rules.

Thus, the invention relates to a signal processor for a serial sequence of received symbols, grouped as  $N$ -symbols codewords, with  $B$  independent concurrent branches, said processor comprising:  
 means for providing all said  $B$  branches with a sequence of received symbol samples, modified by a feedforward filter in such a manner as each symbol is interfered by previously modified symbols only;  
 means associated with each of said  $B$  branches for performing feedback filtering and present symbol estimation;  
 means associated with each of said  $B$  branches for determining the closest and the next closest symbol to the present symbol;  
 error detection means for checking if an  $N$ -symbol path via said branches belongs to the code.

Such signal processor of may further comprise controll means associated with each of said  $B$  branches for selecting the symbol to be fed back to the feedback filter, and there may be provided control means which govern all DFU assignments for the  $B$  branches, one DFU being always assigned to the standard path, said controll means sets encoding priority for  $N$ -symbol paths.

The invention further relates to a method comprising receiving a serial sequence of symbols, grouped as  $N$ -symbols codewords, constructed by encoding  $K$  symbols of source information;  
 filtering the received sequence with a singly feedforward filter, common to all DFU-s, in such a manner as to remove the part of intersymbol interference from the present estimate caused by symbols that were transmitted after the symbol presently being estimated;  
 in each DFU, filtering the symbols, previously decided upon, by the feedback filter in such a manner as to form a replica of that part of intersymbol interference caused by previously decided symbols;

in each DFU, reducing the output of the feedback filter from the output of the feedforward filter to obtain an equalized estimate of the present symbol;  
 in each DFU, computing the metric of the present estimate and deciding which is a reliable decision;  
 opening an alternative branch for unreliable decisions, which are suspected DFE errors, in such a manner that there are B branches originating from the B most unreliable symbol decisions;  
 decoding  $N$ -symbols paths, that correspond to codewords, in an order set by the controller in a manner that reflects the probability of the error events along the  $N$ -symbol path;  
 selecting the first  $N$ -symbol path that belongs to the code as the ultimate output.

#### DESCRIPTION OF THE DRAWINGS:

Figure 1. is a simplified block diagram of the transmitter.

Figure 2. illustrates a channel with intersymbol interference and additive noise.

Figure 3. is a simplified schematic scheme of a conventional decision feedback equalizer.

Figure 4. illustrates a combined receiver of the invention.

#### DETAILED DESCRIPTION

##### Mathematical preliminaries

Let a sequence of symbols  $\{a_n\}$ ; where  $n = 0, 1, \dots$  and  $a_n$  are drawn from a finite alphabet, be transmitted over a discrete causal channel with additive noise. The output of such channel is given by

$$y_n = \sum_{i=0}^{M} a_{n-i} h_i + v_n \quad (1)$$

where  $h_0, h_1, \dots, h_M$  denotes the impulse response coefficients of the channel,  $M$  is a positive integer and  $v_n$  are the noise samples. Without loss of generality let  $h_0 = 1$ . The channel output sequence  $\{y_n\}$  in 1, may be

observed at the output of the Feedforward filter 30 of the decision feedback equalizer depicted in Figure 3.

Referring to Figure 3, the equalizer estimate,  $Z_n$ , of the  $n$ -th symbol,  $a_n$ , may be expressed as

$$z_n = a_n + \sum_{i=1}^M [a_{n-i} - \hat{a}_{n-i}] h_i + \nu_n \quad (2)$$

where  $a_n$  is the  $n$ -th *detected* symbol at the output of the Decision device 31. The symbol sequence  $a_n$ , will henceforth be referred to as the "standard path".

For the sake of mathematical simplicity, assume that the modulator 11 of Figure 1 employs Pulse Amplitude Modulation for signaling over the channel of Figure 2. In that case, the symbols  $a_n$  are drawn from the set  $A = \{\pm 1, \pm 3, \dots, \pm A\}$  where  $A$  is an odd integer.

A *channel error* is said to have happened if the noise sample  $\nu_n > 1$  and  $a_n + \nu_n \leq A$ .

A *detection error* is said to have happened if  $\hat{a}_n \neq a_n$ .

The following property is important. Assuming that there were no previous detection errors, meaning

$$\hat{a}_k = a_k$$

for all  $k$  satisfying  $k < n$ , then the noise added to the  $n$ -th symbol is obtained from 2:

$$\nu_n = z_n - a_n \quad (3)$$

Hence, the estimated value of the added noise,  $\hat{\nu}_n = z_n - \hat{a}_n$

may provide a measure of *confidence* in the  $n$ -th decision. This measure will henceforth be referred to as the *metric* of the  $n$ -th symbol. The bigger  $V_n$ , the more likely it is that a decision error had occurred in an, in other words, the decision on the  $n$ -th symbol is less reliable as  $V_n$  grows.

#### DESCRIPTION OF A PREFERRED EMBODIMENT:

In the transmitter of Figure 1,  $K$  source information symbols enter the encoder 10 and a coded sequence  $\{a_n\}$ , corresponding to an  $N$ -symbol codeword is obtained at the encoder output. A systematic Cyclic Redundancy Check (CRC) code is employed for the following reasons, appearing in order of significance:

1. CRC codes have good *error-burst* detection capabilities, which is exactly the case when a singly decision error results in error propagation in a decision feedback equalizer system.
2. CRC codes possess a considerable amount of structure which enables encoding and decoding be very easily implemented using linear feedback shift registers.
3. A systematic code is used for receiver efficiency reasons.

Reason 3 requires some explanation. Error-detection capability, rather than error-correction capability, of the CRC code is to be exercised by the receiver of the present invention. In order to fully exploit the error detection capability of the code, it is enough to check if a detected  $N$ -symbol sequence,  $\{a_n\}$ , belongs to the code. Recalling that the first  $K$  symbols of a systematic codeword are the source information symbols while the last  $(N-K)$  symbols are the redundancy check symbols, this task may be performed simply by re-encoding the first  $K$  detected symbols and then comparing the rest of the  $(N-K)$  detected symbols with the redundancy check symbols at the output of the re-encoder. If the last  $(N-K)$  symbols match, then the sequence  $\{a_n\}$  is a valid codeword.

A coded sequence  $\{a_n\}$  from the encoder 10 is modulated 11 and transmitted over the channel of Figure 2. The encoder 10 and modulator 11 need not be separate, combined encoder/modulator schemes such as trellis-coded modulation and lattice codes may be used.

The channel of Figure 2, introduces intersymbol interference 20 and additive noise, it has a discrete transfer function  $H(z)$  which is not necessarily casual. In fact, most practical channels suffer from intersymbol interference introduced by both past and future transmitted symbols, it is due to the fading and dispersive characteristics of these channels.

The novel system is illustrated in Figure 4. Received symbol samples are first presented to the feedforward filter 40. The feedforward filter aims to remove the non-casual part of intersymbol interference, i.e. the part caused by symbols that were transmitted after the symbol currently being estimated. This is different from the prior art in that a single feedforward filter is common to all feedback filters. There is no need for multiple feedforward filters since its content is independent of the decisions made by any decision device 42; (unlike the feedback filter 43, where the decisions made by decision device 42, are fed back to it). The feedforward filter is hardware consuming since it operates on 'real' values, rather than integer values. In the present invention a single feedforward filter is required, thus resulting with a most efficient hardware implementation.

The output  $Y_n$  of the feedforward filter 40, which is a modified symbol sample, is simultaneously fed to all B independent continuing branches. Each branch employs a Decision and Feedback Unit (DFU).

In the DFU of index, a feedback filter 43, utilizes the previous decisions of decision device 42, to form a replica of that part of intersymbol interference caused by previously received symbols. This replica is subtracted 41, from the modified symbol sample  $Y_n$ . The result  $a_n$  is the estimate of the present symbol  $a_n$ .

The decision device 42, selects, from the symbol set A, the closest symbol to  $z_{ni}$  denoted  $\hat{a}_{ni}$ , accompanied by the corresponding metric  $|\hat{v}_{ni}|$  (the estimate of the noise value). The decision device also selects the next closest symbol to  $z_{ni}$ . What happens next is exclusively governed by the controller. The following events are possible:

- I. If the metric  $1 - |\hat{v}_{ni}| < \tau$ , where  $0 < \tau < 1$  is a preset threshold to be determined in accordance with the channels noise variance,  $\hat{a}_{ni}$  is considered to be a reliable decision and is thus fed back to the feedback filter 43. No additional branch need to be "opened" so that no additional DFU is assigned.
- II. If the metric  $\tau - |\hat{v}_{ni}| < 1$ , then  $\hat{a}_{ni}$  is not a reliable decision. Hence it is reasonable to assume that the next closest symbol to  $z_{ni}$  was in fact transmitted. The controller 'opens' an alternative branch, in effect it assigns an *available* DFU say of index  $k$  for this branch, the next closest symbol is considered as a reliable decision for that branch and is thus fed back to the feedback filter 43<sub>k</sub>. If none of the B DFU-s is available, the controller discards the *least unreliable* branch among the B independent branches and re-assigns the corresponding DFU for the alternative branch. Obviously, the metric  $|\hat{v}_{ni}|$  of the present symbol must be higher than the initial metric of the discarded branch.

In this manner, the controller dynamically enables at any time instance B branches originating for the B most unreliable symbol detections in the received sequence. DFU<sub>0</sub> is dedicated to the standard path, i.e. it consists of closest symbol decisions only.

The following two observations are important for practical reasons:

1. A new branch, erroneously opened, is most likely to result in error propagation. Such branches are normally characterized by consistently high metric of the symbols immediately following the branching point. The controller recognized these events and acts to discard such branches.
2. Nesting of branches, i.e. a branch originating from a branch, is permitted, since it is statistically possible for a second channel-error to occur while the error propagation caused by the first channel-error still lasts.

Knowing the channel characteristics, the nesting level may be upper-bounded by the controller.

Both observations enable resources, namely the  $B$  DFU-s, to be assigned to more probable events. Thus  $B$  should not be too big, the value of  $B$  may be determined as a compromise between hardware complexity and performance.

After a sequence of  $N$  symbols, corresponding to a transmitted codeword, is received and processed as described above, there are some  $N$ -symbol paths out of which one must be selected as the ultimate output. There are more than  $B$   $N$ -symbol paths although there are only  $B$  DFU-s since most branches re-merge with the standard path after some symbols. The number of symbols in a branch, until re-merging with the standard path, is closely related to the average error-propagation length or the amount of memory in the channel. The controller checks, in a predefined order, if an  $N$ -symbol path belongs to the code. The first path that belongs to the code is selected as the ultimate output. If none of the paths belongs to the code, the standard path is selected. The first  $K$  symbols of the selected path are the required source information data.

The order of path checking is such that more likely paths are given higher priority, and are thus checked first, as listed below:

- i. The standard path is checked first.

- ii. Paths with smaller number of branches are prior.
- iii. Among paths with same number of branches, those with smaller metric are prior.

Note all the paths in ii. are checked. The paths with number of branches greater than the expected number of channel errors are less likely, and thus not necessarily checked. On channels with high signal to noise ratios, the number of expected channel errors is very small even for long symbol sequences. Since CRC codes are easy to encode the receiver can encode

all paths on the fly, and there is no need to wait until all  $N$  symbols are received and processed.

In yet another embodiment, the controller replaces some symbols in the standard path, with those of the most likely branches, in accordance with the expected number of channel errors. It then performs maximum likelihood decoding of the modified standard path, using the corresponding metrics.

Although the invention has been referring to the preferred embodiment in detail, other codes and equalization means may also be employed, with some variations, without departing from the spirit of the invention.



CLAIMS:

1. A signal processor for a serial sequence of received symbols, grouped as  $N$ -symbols codewords, with  $B$  independent concurrent branches, said processor comprising:
  - means for providing all said  $B$  branches with a sequence of received symbol samples, modified by a feedforward filter in such a manner as each symbol is interfered by previously modified symbols only;
  - means associated with each of said  $B$  branches for performing feedback filtering and present symbol estimation;
  - means associated with each of said  $B$  branches for determining the closest and the next closest symbol to the present symbol;
  - error detection means for checking if an  $N$ -symbol path via said branches belongs to the code.
2. The signal processor of claim 1 further comprising controller means associated with each of said  $B$  branches for selecting the symbol to be fed back to the feedback filter.
3. The controller of claim 2 which governs all DFU assignments for the  $B$  branches, one DFU being always assigned to the standard path.
4. The controller of claim 2 sets encoding priority for  $N$ -symbol paths.
5. A combined receiver system for processing a serial sequence of received symbols, grouped as  $N$ -symbol codewords, in  $B$  independent concurrently DFU-s, said system comprising means to:
  - a single feedforward register to receive a serial sequence of received symbol sample and modify each symbol in such a manner as to form a replica of each symbol interfered by previously modified symbols only;

a plurality of  $B$  independent decision devices for determining the closest and the next closest symbol to the present symbol estimation, and for computing the metric of the present symbol;

a single controller to select one of said closest symbols from each said  $B$  decision devices, to determine which is the appropriate feedback filter to direct said selected symbol to, and to refresh its content if necessary;

a plurality of  $B$  independent, identical feedback filters to receive a sequence of symbols, previously decided upon by said controller, and form a replica of interference caused by these symbols;

error detection means for re-encoding the first  $K$  symbols of an  $N$ -symbol path and compare the resulting  $(N-K)$  symbols with same symbols of said path.

6. The controller of claim 5 further comprising means for determining the encoding priority of the  $N$ -symbol paths, and consequently the ultimate output.

7. A process comprising:

receiving a serial sequence of symbols, grouped as  $N$ -symbols codewords, constructed by encoding  $K$  symbols of source information;

filtering the received sequence with a singly feedforward filter, common to all DFU-s, in such a manner as to remove the part of intersymbol interference from the present estimate caused by symbols that were transmitted after the symbol presently being estimated;

in each DFU, filtering the symbols, previously decided upon, by the feedback filter in such a manner as to form a replica of that part of intersymbol interference caused by previously decided symbols;

in each DFU, reducing the output of the feedback filter from the output of the feedforward filter to obtain an equalized estimate of the present symbol;

in each DFU, computing the metric of the present estimate and deciding which is a reliable decision;

opening an alternative branch for unreliable decisions, which are suspected DFE errors, in such a manner that there are  $B$  branches originating from the  $B$  most unreliable symbol decisions;

decoding  $N$ -symbols paths, that correspond to codewords, in an order set by the controller in a manner that reflects the probability of the error events along the  $N$ -symbol path;  
selecting the first  $N$ -symbol path that belongs to the code as the ultimate output.



Application No: GB 9513612.3  
Claims searched: 1-7

Examiner: Keith Williams  
Date of search: 9 October 1995

**Patents Act 1977**  
**Search Report under Section 17**

**Databases searched:**

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK CI (Ed.N): H4P (PRE)

Int CI (Ed.6): H04L 25/03

Other: online WPI,INSPEC

**Documents considered to be relevant:**

Category	Identity of document and relevant passage	Relevant to claims
A	GB 2235112 A AT&T - see abstract	1,5,7
A	EP 0294897 A1 Philips - see page 1, lines 1-38	1,5,7
A	EP 0277393 A1 Philips - see abstract (equivalent to US 4953183)	1,5,7
A	US 4833693 Codex Corp. - see abstract	1,5,7
A	US 4821288 Cyclotomics Inc. - see abstract	1,5,7

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.
Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.